


APPLICATION FOR LETTERS PATENT

FOR

BURST/PIPELINED EDO MEMORY DEVICE

INVENTOR(S):

JEFFREY S. MAILLOUX
KEVIN J. RYAN
TODD A. MERRITT
BRETT L. WILLIAMS



W. Eric Webostad
Registration No. 35,406
Micron Technology, Inc.
8000 S. Federal Way
Boise, ID 83706-9632
(208) 368-4792

ATTORNEY FOR APPLICANT

0398453-1039

Inventor(s): Mailloux, Ryan, Merritt, Williams

CROSS-REFERENCE TO RELATED APPLICATION

The below listed applications, as indicated by serial number and filing date, are all assigned to the assignee of the instant application and are co-pending and related to the instant application:

Sub
BI

<u>Serial No.</u>	<u>Filing Date</u>
08/370,761	12/23/94
08/386,894	02/10/95
08/386,563	02/10/95
08/457,650	06/01/95
08/457,651	06/01/95
08/497,354	06/30/95
08/505,576	07/20/95
08/553,156	11/07/95
08/506,438	07/24/95

as well as a U.S. patent application entitled, "Burst EDO Memory Device," filed April 11, 1996.

FIELD OF THE INVENTION

This invention relates to memory device architectures designed to provide high density data storage with high speed read and write access cycles, and more particularly to dynamic random access memory, which is switch selectable between burst and pipelined modes.

BACKGROUND OF THE INVENTION

Dynamic Random Access Memory devices (DRAMs) are among the highest volume and most complex integrated circuits manufactured today. Except for their high volume production, the state of the art manufacturing requirements of these devices would cause them to be exorbitantly priced. Yet, due to efficiencies associated with high volume production, the price per bit of these memory devices is continually declining. The low cost of memory has fueled the growth and development of the personal computer. As personal computers have become more advanced, they in turn have required faster and more dense memory devices, but with the same low cost of the standard DRAM. Fast page mode DRAMs are the most popular standard DRAM today. In fast page mode operation, a row address strobe (/RAS) is used to latch a row address portion of a multiplexed DRAM address. Multiple occurrences of the column address strobe (/CAS) are then used to latch multiple column addresses to access data within the selected row. On the falling edge of /CAS an address is latched, and the DRAM outputs are enabled. When /CAS transitions high the DRAM outputs are placed in a high impedance state (tri-state). With advances in the production of integrated circuits, the internal circuitry of the DRAM operates faster than ever. This high speed circuitry has allowed for faster page mode cycle times. A problem exists in the reading of a DRAM when the device is operated with minimum fast page mode cycle times. /CAS may be low for as little as 15 nanoseconds, and the data access time from /CAS to valid output data (tCAC) may be up to 15 nanoseconds; therefore, in a worst case scenario there is no time to latch the output data external to the memory device. For devices that operate faster than the specifications require, the data may still only be valid for a few nanoseconds. On a heavily loaded microprocessor memory bus, trying to latch an

asynchronous signal that is valid for only a few nanoseconds is very difficult. Even providing a new address every 35 nanoseconds requires large address drivers which create significant amounts of electrical noise within the system. To increase the data throughput of a memory system, it has been common practice to place multiple devices on a common bus. For example, two fast page mode DRAMs may be connected to common address and data buses. One DRAM stores data for odd addresses, and the other for even addresses. The /CAS signal for the odd addresses is turned off (high) when the /CAS signal for the even addresses is turned on (low). This interleaved memory system provides data access at twice the rate of either device alone. If the first /CAS is low for 20 nanoseconds and then high for 20 nanoseconds while the second /CAS goes low, data can be accessed every 20 nanoseconds or 50 megahertz. If the access time from /CAS to data valid is fifteen nanoseconds, the data will be valid for only five nanoseconds at the end of each 20 nanosecond period when both devices are operating in fast page mode. As cycle times are shortened, the data valid period goes to zero.

There is a demand for faster, higher density, random access memory integrated circuits which provide a strategy for integration into today's personal computer systems. In an effort to meet this demand, numerous alternatives to the standard DRAM architecture have been proposed. One method of providing a longer period of time when data is valid at the outputs of a DRAM without increasing the fast page mode cycle time is called Extended Data Out (EDO) mode. In an EDO DRAM the data lines are not tri-stated between read cycles in a fast page mode operation. Instead, data is held valid after /CAS goes high until sometime after the next /CAS low pulse occurs, or until /RAS or the output enable (/OE) goes high. Determining when valid data will arrive at the outputs of a fast page mode or EDO DRAM can be a complex function of when the column address

Inventor(s): Mailloux, Ryan, Merritt, Williams

inputs are valid, when /CAS falls, the state of /OE and when /CAS rose in the previous cycle. The period during which data is valid with respect to the control line signals (especially /CAS) is determined by the specific implementation of the EDO mode, as adopted by the various DRAM manufacturers.

5

Methods to shorten memory access cycles tend to require additional circuitry, additional control pins and nonstandard device pinouts. The proposed industry standard synchronous DRAM (SDRAM) for example has an additional pin for receiving a system clock signal. Since the system clock is connected to each device in a memory system, it is highly loaded, and it is always toggling circuitry in every device. SDRAMs also have a clock enable pin, a chip select pin and a data mask pin. Other signals which appear to be similar in name to those found on standard DRAMs have dramatically different functionality on a SDRAM. The addition of several control pins has required a deviation in device pinout from standard DRAMs which further complicates design efforts to utilize these new devices. Significant amounts of additional circuitry are required in the SDRAM devices which in turn result in higher device manufacturing costs.

10
15
20
25

In order for existing computer systems to use an improved device having a nonstandard pinout, those systems must be extensively modified. Additionally, existing computer system memory architectures are designed such that control and address signals may not be able to switch at the frequencies required to operate the new memory device at high speed due to large capacity loads on the signal lines. The Single In-Line Memory Module (SIMM) provides an example of what has become an industry standard form of packaging memory in a computer system. On a SIMM, all address lines connect to all

25

Inventor(s): Mailloux, Ryan, Merritt, Williams

5 DRAMs. Further, the row address strobe (/RAS) and the write enable (/WE) are often connected to each DRAM on the SIMM. These lines inherently have high capacitive loads as a result of the number of device inputs driven by them. SIMM devices also typically ground the output enable (/OE) pin making /OE a less attractive candidate for providing extended functionality to the memory devices.

10 There is a great degree of resistance to any proposed deviations from the standard SIMM design due to the vast number of computers which use SIMMs. Industry's resistance to radical deviations from the standard, and the inability of current systems to accommodate the new memory devices will delay their widespread acceptance. Therefore only limited quantities of devices with radically different architectures will be manufactured initially. This limited manufacture prevents the reduction in cost which typically can be accomplished through the manufacturing improvements and efficiencies associated with a high volume product.

15 Additionally, there is a demand for multi-functional random access memory integrated circuits which provide a strategy for integration into systems having differing memory needs. Some applications use random memory access, while other applications use sequential memory access. However, prior asynchronous DRAMs did not have both burst and pipelined modes of operation. Thus, such prior asynchronous DRAMs did not support applications requiring both modes of operation. Consequently, the need arose for an asynchronous DRAM which had both burst and pipelined modes of operation.

SUMMARY OF THE INVENTION

5 An integrated circuit memory device with a standard DRAM pinout is designed for high speed data access and for compatibility with existing memory systems. A high speed burst mode of operation is provided where multiple sequential accesses occur following a single column address, and read data is output relative to the /CAS control signal. In the burst mode of operation the address is incremented internal to the device eliminating the need for external address lines to switch at high frequencies. Read/Write commands are issued once per burst access eliminating the need to toggle the Read/Write control line at high speeds. Only one control line per memory chip (/CAS) must toggle at the operating frequency in order to clock the internal address counter and the data input/output latches. The load on each /CAS is typically less than the load on the other control signals (/RAS, /WE and /OE) since each /CAS typically controls only a byte width of the data bus. Internal circuitry of the memory device is largely compatible with existing Extended Data Out (EDO) DRAMs. This similarity allows the two part types to be manufactured on one die with a limited amount of additional circuitry. The ability to switch between a standard non-burst mode and a high speed burst mode allows the device to be used to replace standard devices, and eliminates the need to switch to more complex high speed memory devices. Internal address generation provides for faster data access times than is possible with either fast page mode or EDO DRAMs. This high speed operation eliminates the need to interleave memory devices in order to attain a high data throughput. In contrast to the 50 megahertz interleaved memory system described above, the output data from this device will be valid for approximately 15 nanoseconds significantly easing the design of circuitry required to latch the data from the memory.

Inventor(s): Mailloux, Ryan, Merritt, Williams

The device is compatible with existing memory module pinouts including Single In-Line Memory Module (SIMM), Multi-Chip Module (MCM) and Dual In-Line Memory Module (DIMM) designs. This combination of features allows for significant system performance improvements with a minimum of design alterations.

5
The present invention also provides a memory device having both burst and pipelined modes of operation for page mode access. By page mode access it is meant that access occurs while /RAS is active and /CAS is cycled. In particular, the present invention provides a memory device which has both burst and pipelined EDO modes. By
10 pipelined EDO it is meant that an external address is used on each /CAS cycle for memory access, and, in particular, the same output register stage associated with the burst EDO mode is used for the pipelined EDO mode as well. The same output register stage (data path(s)) may be used because burst and pipelined EDO modes may have the same latency. However, it is not required that the same output data path be used for both
15 modes, nor is it required that both modes have the same latency. By external address, it is meant an address which is generated external to the memory device, whereas an internal address is generated internal to the memory device.

20 Burst mode is the receiving of an initial external address followed by one or more internally generated addresses based on the initial external address in order to access a memory array. In the case of page mode access, this is typically done while holding one enable signal active and cycling another enable signal. Addresses are incremented internally with aid of the cycled enable signal. Such addresses are typically generated in accordance with a determined pattern, including but not limited to sequential as to
25 columns.

In pipelined mode, address information is divided into operational times. As address information passes through a memory, it is operative in one operational area before moving onto another operational area. However, once moved, another set of address information may enter the operational area exited. Thus, by time slicing address information, accesses to a memory may overlap without conflicting. This allows for a continuous data stream of address information in the form of external addresses. Therefore, internal addresses are not generated in pipelined mode. Rather, addresses are provided from an external source as a stream of data. In page mode, with one enable signal held active and another enable signal cycled, an external address is received on each cycle of the cycled enable signal. For example, if /RAS is held active, and /CAS is cycled, a random or determined order of columns associated with the row address may be accessed in pipelined mode, whereas in burst mode, a predetermined pattern of columns may be accessed.

The memory device of the present invention provides a newburst signal from control logic. The newburst signal is fed to a multiplexer for choosing which type of addressing is to occur. For one type of addressing, burst operation is provided beginning with an initial external address stored in a temporal storage device. Consequently, if burst operation is the selected mode of operation, then a counter is used to increment the initial external address. If, however, pipelined operation is the selected mode of operation, then one external address after another may be fed to the memory device in a pipelined manner.

Additionally, the present invention facilitates an integrated circuit chip with pinouts identical to those of prior asynchronous memories. Alternatively, the present

invention provides a new pinout which includes a pin which may be assigned to accept an external mode select control signal. The present invention also provides a memory module having external mode select control.

5 Owing to the additional functionality provided by a memory device of the present invention, many mode switching or mode register programming embodiments in accordance with the present invention are possible, including but not limited to: column based switching, row-based switching, application-based switching, fixed access-based switching, and the like.

10 Other features and embodiments of the present invention are described or apparent from reading the detailed description or by practicing the present invention.

15 BRIEF DESCRIPTION OF THE DRAWINGS

20 The features of the invention as well as objects and advantages will be best understood by reference to the appended claims, detailed description of particular embodiments and accompanying drawings where:

25 FIG. 1 is an electrical schematic diagram of a memory device in accordance with one embodiment of the invention;

 FIG. 2 is a table showing linear versus interleaved addressing formats;

5

15

20

FIG. 11 is a schematic diagram of a portion of control logic of the memory device of FIG. 9;

Inventor(s): Mailloux, Ryan, Merritt, Williams

FIG. 12 is a process flow diagram for switching between burst and pipelined modes of operation in accordance with the present invention;

FIGS. 13 and 14 are timing diagrams for burst EDO write and read cycles, respectively, for a row-based switching embodiment in accordance with the present invention;

FIGS. 15 and 16 are timing diagrams for pipelined EDO write and read cycles, respectively, for the row-based switching embodiment of FIGS. 13 and 14;

FIG. 17 is a timing diagram for a column-based switching embodiment in accordance with the present invention;

FIG. 18 is a top elevation view of a pinout diagram of an exemplary Dynamic Random Access Memory in accordance with the present invention;

FIG. 19 is a block diagram of an exemplary Single In-Line Memory Module in accordance with the present invention; and

FIG. 20 is a block diagram of an exemplary system embodiment in accordance with the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 is a schematic representation of a sixteen megabit device designed in accordance with the present invention. The device is organized as a 2Meg x 8 burst EDO DRAM having an eight bit data input/output path 10 providing data storage for 2,097,152 bytes of information in the memory array 12. The device of FIG. 1 has an industry standard pinout for eight bit wide EDO DRAMs. An active-low row address strobe (/RAS) signal 14 is used to latch a first portion of a multiplexed memory address, from address inputs A0 through A10 16, in latch 18. The latched row address 20 is decoded in row decoder 22. The decoded row address is used to select a row of the memory array 12. A column address strobe (/CAS) signal 24 is used to latch a second portion of a memory address from address inputs 16 into column address counter 26. The latched column address 28 is decoded in column address decoder 30. The decoded column address is used to select a column of the memory array 12.

In a burst read cycle, data within the memory array located at the row and column address selected by the row and column address decoders is read out of the memory array and sent along data path 32 to output latches 34. Data 10 driven from the burst EDO DRAM may be latched external to the device in synchronization with /CAS after a predetermined number of /CAS cycle delays (latency). For a two cycle latency design, the first /CAS falling edge is used to latch the initial address for the burst access. The first burst data from the memory is driven from the memory after the second /CAS falling edge, and remains valid through the third /CAS falling edge. Once the memory device begins to output data in a burst read cycle, the output drivers 34 will continue to drive the

data lines without tri-stating the data outputs during /CAS high intervals dependent on the state of the output enable and write enable (/OE and /WE) control lines, thus allowing additional time for the system to latch the output data. Once a row and a column address are selected, additional transitions of the /CAS signal are used to advance the column
5 address within the column address counter in a predetermined sequence. The time at which data will be valid at the outputs of the burst EDO DRAM is dependent only on the timing of the /CAS signal provided that /OE is maintained low, and /WE remains high. The output data signal levels may be driven in accordance with standard CMOS, TTL, LVTTL, GTL, HSTL, among other output level specifications.

10 The address may be advanced linearly, or in an interleaved fashion for maximum compatibility with the overall system requirements. FIG. 2 is a table which shows linear and interleaved addressing sequences for burst lengths of 2,4 and 8 cycles. The "V" for starting addresses A1 and A2 in the table represent address values that remain unaltered through the burst sequence. The column address may be advanced with each /CAS
15 transition, each pulse, or multiple of /CAS pulses in the event that more than one data word is read from the array with each column address. When the address is advanced with each transition of the /CAS signal, data is also driven from the part after each transition following the device latency which is then referenced to each edge of the /CAS
20 signal. This allows for a burst access cycle where the highest switching control line (/CAS) toggles only once (high to low or low to high) for each memory cycle. This is in contrast to standard DRAMs which require /CAS to go low and then high for each cycle, and synchronous DRAMs which require a full clock cycle (high and low transitions) for each memory cycle. For maximum compatibility with existing EDO DRAM devices, the

invention will be further described in reference to a device designed to latch and advance a column address on falling edges of the /CAS signal.

5 It may be desirable to latch and increment the column address after the first /CAS falling edge in order to apply both the latched and incremented addresses to the array at the earliest opportunity in an access cycle. For example, a device may be designed to access two data words per cycle (prefetch architecture). The memory array for a prefetch architecture device may be split into odd and even array halves. The column address least significant bit is then used to select between odd and even halves while the other column address bits select a column within each of the array halves. In an interleaved access mode with column address 1, data from columns 0 and 1 would be read and the data from column 1 would be output followed by the data from column 0 in accordance with standard interleaved addressing as described in SDRAM specifications. In a linear access mode column address 1 would be applied to the odd array half, and incremented to address 2 for accessing the even array half to fulfill the two word access. One method of implementing this type of device architecture is to provide a column address incrementing circuit between the column address counter and the even array half. The incrementing circuit would increment the column address only if the initial column address in a burst access cycle is odd, and the address mode is linear. Otherwise the incrementing circuit would pass the column address unaltered. For a design using a prefetch of two data accesses per cycle, the column address would be advanced once for every two active edges of the /CAS signal. Prefetch architectures where more than two data words are accessed are also possible.

Other memory architectures applicable to the current invention include a pipelined architecture where memory accesses are performed sequentially, but each access may require more than a single cycle to complete. In a pipelined architecture the overall throughput of the memory will approach one access per cycle, but the data out of the memory may be offset by a number of cycles due to the pipeline length and/or the desired latency from /CAS.

In the burst access memory device, each new column address from the column address counter is decoded and is used to access additional data within the memory array without the requirement of additional column addresses being specified on the address inputs 16. This burst sequence of data will continue for each /CAS falling edge until a predetermined number of data accesses equal to the burst length has occurred. A /CAS falling edge received after the last burst address has been generated will latch another column address from the address inputs 16 and a new burst sequence will begin. Read data is latched and output with each falling edge of /CAS after the first /CAS latency.

For a burst write cycle, data 10 is latched in input data latches 34. Data targeted at the first address specified by the row and column addresses is latched with the /CAS signal when the first column address is latched (write cycle data latency is zero). Other write cycle data latency values are possible; however, for today's memory systems, zero is preferred. Additional input data words for storage at incremented column address locations are latched by /CAS on successive /CAS pulses. Input data from the input latches 34 is passed along data path 32 to the memory array where it is stored at the location selected by the row and column address decoders. As in the burst read cycle previously described, a predetermined number of burst access writes will occur without

the requirement of additional column addresses being provided on the address lines 16. After the predetermined number of burst writes has occurred, a subsequent /CAS pulse will latch a new beginning column address, and another burst read or write access will begin.

5 The memory device of FIG. 1 may include the option of switching between burst EDO and standard EDO modes of operation. In this case, the write enable signal /WE 36 may be used at the row address latch time (/RAS falling, /CAS high) to determine whether memory accesses for that row will be burst or page mode cycles. If /WE is low when /RAS falls, burst access cycles are selected. If /WE is high at /RAS falling, standard extended data out (EDO) page mode cycles are selected. Both the burst and EDO page mode cycles allow for increased memory device operating frequencies by not requiring the data output drivers 34 to place the data lines 10 in a high impedance state between data read cycles while /RAS is low. DRAM control circuitry 38, in addition to performing standard DRAM control functions, controls the I/O circuitry 34 and the column address counter/latch 26 in accordance with the mode selected by /WE when /RAS falls. In a burst mode only DRAM, or in a device designed with an alternate method of switching between burst and non-burst access cycles, the state of /WE when /RAS falls may be used to switch between other possible modes of operation such as interleaved versus linear addressing modes.

20 The write enable signal is used in burst access cycles to select read or write burst accesses when the initial column address for a burst cycle is latched by /CAS. /WE low at the column address latch time selects a burst write access. /WE high at the column address latch time selects a burst read access. The level of the /WE signal must remain

high for read and low for write burst accesses throughout the burst access. A low to high transition within a burst write access will terminate the burst access, preventing further writes from occurring. A high to low transition on /WE within a burst read access will likewise terminate the burst read access and will place the data output 10 in a high impedance state. Transitions of the /WE signal may be locked out during critical timing periods within an access cycle in order to reduce the possibility of triggering a false write cycle. After the critical timing period the state of /WE will determine whether a burst access continues, is initiated, or is terminated. Termination of a burst access resets the burst length counter and places the DRAM in a state to receive another burst access command. Both /RAS and /CAS going high during a burst access will also terminate the burst access cycle placing the data drivers in a high impedance output state, and resetting the burst length counter. Read data may remain valid at the device outputs if /RAS alone goes high while /CAS is active for compatibility with hidden refresh cycles, otherwise /RAS high alone may be used to terminate a burst access. A minimum write enable pulse width is only required when it is desired to terminate a burst read and then begin another burst read, or terminate a burst write prior to performing another burst write with a minimum delay between burst accesses. In the case of burst reads, /WE will transition from high to low to terminate a first burst read, and then /WE will transition back high prior to the next falling edge of /CAS in order to specify a new burst read cycle. For burst writes, /WE would transition high to terminate a current burst write access, then back low prior to the next falling edge of /CAS to initiate another burst write access.

A basic implementation of the device of FIG. 1 may include a fixed burst length of 4, a fixed /CAS latency of 2 and a fixed interleaved sequence of burst addresses. This basic implementation requires very little additional circuitry to the standard EDO page

mode DRAM, and may be mass produced to provide the functions of both the standard EDO page mode and burst EDO DRAMs. This device also allows for the output enable pin (/OE) to be grounded for compatibility with many SIMM module designs. When not disabled (tied to ground), /OE is an asynchronous control which will prevent data from
5 being driven from the part in a read cycle if it is inactive (high) prior to /CAS falling and remains inactive beyond /CAS rising. If these setup and hold conditions are not met, then the read data may be driven for a portion of the read cycle. It is possible to synchronize the /OE signal with /CAS, however this would typically increase the /CAS to data valid delay time and does not't allow for the read data to be disabled prior to /RAS high
10 without an additional /CAS low pulse which would otherwise be unnecessary. In a preferred embodiment, if /OE transitions high at any time during a read cycle the outputs will remain in a high impedance state until the next falling edge of /CAS despite further transitions of the /OE signal.

15 Programmability of the burst length, /CAS latency and address sequences may be accomplished through the use of a mode register 40 which latches the state of one or more of the address input signals 16 or data signals 10 upon receipt of a write-/CAS-before-/RAS (WCBR) programming cycle. In such a device, outputs 44 from the mode register control the required circuits on the DRAM. Burst length options of 2, 4, 8 and
20 full page as well as /CAS latencies of 1, 2 and 3 may be provided. Other burst length and latency options may be provided as the operating speeds of the device increase, and computer architectures evolve. The device of FIG. 1 includes programmability of the address sequence by latching the state of the least significant address bit during a WCBR cycle. The burst length and /CAS latency for this particular embodiment are fixed. Other
25 possible alterations in the feature sets of this DRAM include having a fixed burst mode

only, selecting between standard fast page mode (non-EDO) and burst mode, and using the output enable pin (/OE) 42 in combination with /RAS to select between modes of operation. Also, a WCBR refresh cycle could be used to select the mode of operation rather than a control signal in combination with /RAS. A more complex memory device
5 may provide additional modes of operation such as switching between fast page mode, EDO page mode, static column mode and burst operation through the use of various combinations of /WE and /OE at /RAS falling time. One mode from a similar set of modes may be selected through the use of a WCBR cycle using multiple address or data lines to encode the desired mode. Alternately, a device with multiple modes of operation
10 may have wire bond locations, or programmable fuses which may be used to program the mode of operation of the device.

A preferred embodiment of a sixteen bit wide burst EDO mode DRAM designed in accordance with the teachings of this invention has two column address strobe input
15 pins /CASH and /CASL. For read cycles only /CASL needs to toggle. /CASH is may be high or may toggle with /CASL during burst read cycles, all sixteen data bits will be driven out of part during a read cycle even if /CASH remains inactive. In a typical system application, a microprocessor will read all data bits on a data bus in each read cycle, but may only write certain bytes of data in a write cycle. Allowing one of the
20 /CAS control signals to remain static during read cycles helps to reduce overall power consumption and noise within the system. For burst write access cycles, each of the /CAS signals (CASH and /CASL) acts as a write enable for an eight bit width of the data. All sixteen data inputs will be latched when the first of the /CAS signals transitions low. If only one /CAS signal transitions low, then the eight bits of data associated with the
25 /CAS that remained high will not be stored in the memory.

The present invention has been described with reference to several preferred embodiments. Just as fast page mode DRAMs and EDO DRAMs are available in numerous configurations including x1, x4, x8 and x16 data widths, and 1Megabit, 4Megabit, 16Megabit and 64Megabit densities; the memory device of the present invention may take the form of many different memory organizations. It is believed that one who is skilled in the art of integrated circuit memory design can, with the aide of this specification design a variety of memory devices which do not depart from the spirit of this invention. It is therefore believed that detailed descriptions of the various memory device organizations applicable to this invention are not necessary.

FIG. 3 shows a preferred pinout for the device of FIG. 1. It should be noted that the pinout for this new burst EDO memory device is identical to the pinout for a standard EDO DRAM. The common pinout allows this new device to be used in existing memory designs with minimum design changes. The common pinout also allows for ease of new designs by those of skill in the art who are familiar with the standard EDO DRAM pinout. Variations of the described invention which maintain the standard EDO DRAM pinout include driving the /CAS pin with a system clock signal to synchronize data access of the memory device with the system clock. For this embodiment, it may be desirable to use the first /CAS active edge after /RAS falls to latch the row address, a later edge may be used to latch the first column address of a burst access cycle. After row and column addresses are latched within the device, the address may be incremented internally to provide burst access cycles in synchronization with the system clock. Other pin function alternatives include driving the burst address incrementing signal on the /OE pin since the part does not require a data output disable function on this pin. Other alternate uses of the /OE pin also allow the device to maintain the standard EDO pinout, but provide increased

functionality such as burst mode access. The /OE pin may be used to signal the presence of a valid column starting address, or to terminate a burst access. Each of these embodiments provides for a high speed burst access memory device which may be used in current memory systems with a minimum amount of redesign.

5

FIG. 4 is a timing diagram for performing a burst read followed by a burst write of the device of FIG. 1. In FIG. 4, a row address is latched by the /RAS signal. /WE is low when /RAS falls for an embodiment of the design where the state of the /WE pin is used to specify a burst access cycle at /RAS time. Next, /CAS is driven low with /WE high to initiate a burst read access, and the column address is latched. The data out signals (DQ's) are not driven in the first /CAS cycle. On the second falling edge of the /CAS signal, the internal address generation circuitry advances the column address and begins another access of the array, and the first data out is driven from the device after a /CAS to data access time (tCAC). Additional burst access cycles continue, for a device with a specified burst length of four, until the fifth falling edge of /CAS which latches a new column address for a new burst read access. /WE falling in the fifth /CAS cycle terminates the burst access, and initializes the device for additional burst accesses. The sixth falling edge of /CAS with /WE low is used to latch a new burst address, latch input data and begin a burst write access of the device. Additional data values are latched on successive /CAS falling edges until /RAS rises to terminate the burst access.

20

FIG. 5 is a timing diagram depicting burst write access cycles followed by burst read cycles. As in FIG. 4, the /RAS signal is used to latch the row address. The first /CAS falling edge in combination with /WE low begins a burst write access with the first data being latched. Additional data values are latched with successive /CAS falling

25

edges, and the memory address is advanced internal to the device in either an interleaved or sequential manner. On the fifth /CAS falling edge a new column address and associated write data are latched. The burst write access cycles continue until the /WE signal goes high in the sixth /CAS cycle. The transition of the /WE signal terminates the burst write access. The seventh /CAS low transition latches a new column address and begins a burst read access (/WE is high). The burst read continues until /RAS rises terminating the burst cycles.

It should be noted from FIG.'s 3 and 4, that for burst read cycles the data remains valid on the device outputs as long as the /OE pin is low, except for brief periods of data transition. Also, since the /WE pin is low prior to or when /CAS falls, the data input/output lines are not driven from the part during write cycles, and the /OE pin is a "don't care". Only the /CAS signal and the data signals toggle at relatively high frequency, and no control signals other than /CAS are required to be in an active or inactive state for one /CAS cycle time or less. This is in contrast to SDRAMs which often require row address strobes, column address strobes, data mask, and read/write control signals to be valid for one clock cycle or less for various device functions. Typical DRAMs also allow for the column address to propagate through to the array to begin a data access prior to /CAS falling. This is done to provide fast data access from /CAS falling if the address has been valid for a sufficient period of time prior to /CAS falling for the data to have been accessed from the array. In these designs an address transition detection circuit is used to restart the memory access if the column address changes prior to /CAS falling. This method actually requires additional time for performing a memory access since it must allow for a period of time at the beginning of each memory cycle after the last address transition to prepare for a new column address.

Changes in the column address just prior to /CAS falling may increase the access time by approximately five nanoseconds. An embodiment of the present invention will not allow the column address to propagate through to the array until after /CAS has fallen. This eliminates the need for address transition detection circuitry, and allows for a fixed array access relative to /CAS. However, it should be understood that the address counter may be advanced early on /CAS in accordance with the present invention.

FIG. 6 is a schematic representation of a single in-line memory module (SIMM) designed in accordance with the present invention. The SIMM has a standard SIMM module pinout for physical compatibility with existing systems and sockets. Functional compatibility with EDO page mode SIMMs is maintained when each of the 2Meg x 8 memory devices 10, 12, 14 and 16 are operated in an EDO page mode. Each of the /CAS signals 18, 20, 22 and 24 control one byte width of the 32 bit data bus 26, 28, 30 and 32. A /RAS 34 signal is used to latch a row address in each of the memory devices, and is used in combination with /WE 36 to select between page mode and burst mode access cycles. Address signals 38 provide a multiplexed row and column address to each memory device on the SIMM. In burst mode, only active /CAS control lines are required to toggle at the operating frequency of the device, or at half the frequency if each edge of the /CAS signal is used as described above. The data lines are required to be switchable at half of the frequency of the /CAS lines or at the same frequency, and the other control and address signals switch at lower frequencies than /CAS and the data lines. As shown in FIG. 6, each /CAS signal and each data line is connected to a single memory device allowing for higher frequency switching than the other control and address signals. Each of the memory devices 10, 12, 14 and 16 is designed in accordance with the present invention allowing for a burst mode of operation providing internal address generation for

sequential or interleaved data access from multiple memory address locations with timing relative to the /CAS control lines after a first row and column address are latched.

FIG. 7 shows a front view of another SIMM designed in accordance with the present invention. Each device on the SIMM is a 4Megabit DRAM organized as 1Megx4. In this configuration, a single /CAS controls two memory devices to provide access to a byte width of the data bus. The eight devices shown form a 4Megabyte SIMM in a 32 bit width. For an 8Megabyte SIMM in a 32 bit width, there are eight additional devices on the back side (not shown).

FIG. 8 shows a preferred pinout for a memory module designed in accordance with the device of FIG. 7. This pinout is compatible with pinouts for Fast Page Mode SIMMs and EDO SIMMs. A presence detect pin is provided for indication of EDO operation on pin 66, and in accordance with standard EDO part types, an /OE input is provided on pin 46.

Alternate embodiments of the SIMM modules of FIG.'s 5,6 and 7 include the use of two /RAS signals with each controlling a sixteen bit width of the data bus in accordance with standard SIMM module pinouts. Four more 2M x 8 EDO Burst Mode DRAMs may be added to the device of FIG. 6 to provide for a 4M x 32 bit SIMM. Sixteen bit wide DRAMs may also be used, these will typically have two /CAS signals each of which controls an eight bit data width. The incorporation of parity bits, or error detection and correction circuitry provide other possible SIMM module configurations. Methods of performing error detection and/or correction are well known to those of skill in the art, and detailed descriptions of such circuits are not provided in this application.

Additional SIMM designs using the novel memory device of the present invention may be designed by one of skill in the art with the aid of this specification. The invention has been described with reference to SIMM designs, but is not limited to SIMMs. The invention is equally applicable to other types of memory modules including Dual In-Line Memory Modules (DIMMs) and Multi-Chip Modules (MCMs).

Burst/Pipelined Mode Embodiment

Referring to FIG. 9, there is shown a block diagram of a memory device (memory) 100 in accordance with the present invention. Memory 100 in the embodiment illustrative shown is an asynchronous DRAM. By asynchronous it should be understood that operation of memory 100 need not be synchronized to an external clock signal. In other words, no system clock signal need be applied to memory 100. Consequently, memory 100 is smaller, and requires less circuitry and control pins than an SDRAM.

Memory 100 receives several signals, including /RAS and /CAS signals 112, 114, /WE signal 117, address (ADDR) signal 115, and /OE signal 118. ADDR signal 115 may be made up of input pins (inputs) A0 through An inclusive (A0-An), where n is an integer greater than zero. Multiplexer/Column-Address Buffer 122 is coupled for receiving ADDR signal 115. Furthermore, in accordance with one embodiment of the present invention, an input control signal is provided to memory 100. This signal is pipelined ED()/burst EDO select (P/B) signal 120, where the "/" indicates that burst mode is active low. P/B signal 120 may be supplied externally to memory 100 (e.g., via a control pin of memory 100) to control logic 121. Alternatively, P/B signal 120 may be omitted for a standard enable signal to generate mode select internal to control logic 121.

Memory 100 includes memory array 111. While memory array 111 is referred to in the singular, it should be understood, as illustratively shown in FIG. 9, that memory array 111 may be made up of one or more addressable memory arrays. Memory 100 may provide an output read from memory array 111 via data (DQ) signal 116. Alternatively, memory 100 is capable of receiving information to be stored in memory array 111 via DQ signal 116. DQ signal 116 is made up of I/O pins DQ1 through DQm inclusive (DQ1-DQm), where m represents an integer greater than or equal to one. Alternatively, separate data input and output paths may be used.

Memory 100 also includes many known elements such as row address buffers 101, refresh counter 102, refresh controller 103, column decoder 104, data-in buffer 105, data-out buffer 107, I/O gating sense amplifiers 106, row decoder 108, and timing control 109.

Referring to FIG. 10, there is shown a block diagram of an embodiment of a portion of memory 100 of FIG. 9. ADDR signal 115 provides external inputs XA0-XAn. Inputs XA2-XAn are provided directly to temporary storage 119. Temporary storage 119 may be a latch or other memory device. Input XA1 is provided to multiplexer (MUX) 124, and input XA0 is provided to MUX 125. After which inputs XA1 and XA0 are provided to respective locations in temporary storage 119.

MUXs 124, 125 also receive newburst signal 110 from control logic 121 (shown in FIG. 9). Newburst signal 110 is employed as a select signal as applied to MUXs 124, 125. Thus, if newburst signal 110 is active, memory 100 is in burst mode. Consequently, count 0 and count 1 signals 140, 141 are selected over XA0 and XA1 signals as applied to

MUXs 124, 125. If newburst signal 110 is not active, memory 100 is in pipelined mode. As a result, XA0 and XA1 are selected over signals 140, 141 as applied to MUXs 124, 125.

5 In burst mode, newburst signal 110 is used to control counter 149 to load and increment values. Counter 149 loads address XA0 and XA1. After a first /CAS signal 114 cycle in burst mode which uses the initial external values supplied for addresses XA0 and XA1, counter 149 increments those initial values and provides new internally generated addresses A0 and A1 by supplying count 0 signal 140 and count 1 signal 141 to
10 respective A0 and A1 locations in temporary storage 119 through MUXs 125, 124. In this manner, internal addresses may be generated based on an initial external address.

While counter 149 is shown as a two (2) bit counter, it will be readily apparent to one with ordinary skill in the art of the present invention that this is merely representative
15 of one embodiment of the present invention. Consequently, it should be understood that other counter sizes may be employed in accordance with the present invention. Moreover, counter 149 may also include burst length counter 143. In such a case, burst length counter 143 may include a latch for temporarily storing a current burst length count and a comparator for ensuring the count does not exceed a maximum length for a
20 burst sequence.

Referring now to FIG. 11, there is shown a schematic diagram of mode circuitry 138 for generating newburst signal 110 in accordance with the present invention. Mode circuitry 138 is a portion of control logic 121 (shown in FIG. 9). As shown, either /OE
25 signal 118, /WE signal 117, or P/B signal 120 may be used to provide newburst signal

110. CYa and CYb signals 126, 127 are provided by burst length counter 143 (shown in FIG. 10). Newburst signal 110 is employed to reset CYa and CYb signals 126, 127 (for example to binary (1, 1)). Signals 126, 127 are decremented binarily (for example, (1, 1), (1, 0), (0, 1), (0, 0)) such that when an end of a burst length is reached (for example, (0, 0) for a 4-bit burst length), newburst signal 110 is enabled.

/CAS signal 114 is provided to delays 128, 129. In this embodiment, delay 128 is longer than that of delay 129.

Flip-flop 130 is made up of two NAND gates 131, 132. Output from delay 129 is used to reset and enable flip-flop 130.

In the case where burst mode is selected (active low), mode select (/MS) signal 142 will be low. /MS signal 142 may be any of signals 117, 118, 120 or a combination thereof. As /MS signal 142 is low, its input to NOR gates 113, 136 will be low ("logic zero"). Flip-flop 130 will be set such that output from it to NOR gate 136 is also low provided that output from delay 129 is low and that output from NOR gate 135 is low. Output from NOR gate 135 will go high when /CAS signal 114 rises causing a low pulse out of NAND gate 134, and CYa 126 and CYb 127 are both low indicating that the current burst sequence is complete. Both CYb 127 and CYa 126 are set high at the beginning of a burst sequence. Consequently, newburst signal 110 will remain low until burst mode is interrupted or completed.

If pipelined mode is selected, /MS signal 142 will be high. Thus, inputs to NOR gate 136 will be high ("logic one"), and thus newburst signal 110 will remain high until pipelined mode is interrupted.

5 With renewed reference to FIGS. 9 and 10, the following two examples of operation of memory 100 should be considered.

1. If mode select is active high (e.g., logic "1"), pipelined EDO mode is selected for operation of memory 100. Control logic 121 in response to receiving mode select pipelined information, provides newburst signal 110 to MUX 123 to select external input XA0-XAn. In this manner an external address via ADDR signal 115 may be sent through buffer 122 to decoder 104 for each /CAS signal 114 cycle for pipelined EDO mode. In other words, a new external column address for memory array 111 may be provided for each access to memory 100. Thus, while memory 100 is in pipelined EDO mode, newburst signal 110 instructs buffer 122 to select address input only from ADDR signal 115.

2. Alternatively, if mode select is active low (e.g., logic "0"), burst EDO mode is selected for operation of memory 100. Control logic 121 in response to receiving mode select burst information, provides newburst signal 110 to select input from buffer 122 via temporary storage 119 and counter 149. In this manner, for an access to memory 100, an address sent from buffer 122 to decoder 104 is selected, namely the current external address stored in buffer 122. This address is then incremented in accordance with burst EDO mode by operation of counter 149 and provided to decoder 104 through buffer 122.

It should be readily appreciated that the present invention provides switching between burst and pipelined EDO modes of operation of memory 100 for page mode accessing in either mode.

5 When accessing several different column locations in a row of memory array 111 (page mode access), a new external column address for each access to memory array 111 may be provided to memory 100 for pipelined EDO mode of operation. Thus, successive external addresses, one for each /CAS signal 114 cycle, may be provided to memory 100. This is particularly useful in applications when column accesses are in a random or a
10 patternless-series of column addresses. By patternless-series, it should be understood to mean a manner of memory addressing which does not have to comport with any predefined scheme.

15 When accessing several different column locations in a row of memory array 111 (again, page mode access), after receipt of an external address for access to memory array 111, a subsequent, new internal column addresses may be generated by memory 100 for each subsequent access to memory array 111 in burst EDO mode of operation. This is particularly useful in applications when column accesses are in a predefined-series or in a sequence. Such predefined-series and sequential operation include interleaved and linear
20 memory addressing schemes. It should be further understood that successive external addresses, one for each set of /CAS signal 114 cycles, may be provided to memory 100 in accordance with the present invention for continued bursting.

25 With continued reference to FIG. 9 and reference to FIG. 12, which is a process flow diagram for switching between burst and pipelined EDO modes of operation in

accordance with the present invention, one type of switching operation for memory 100 is explained. At step 153, memory 100 is initialized. After which, it is determined whether a row address has been received at step 154. If a row address has not been received, memory 100 stays in wait mode until a row address is received.

5

If a row address has been received, at step 159 it is determined whether burst or pipelined EDO mode is desired. If pipelined EDO mode is desired, an external address path is selected at step 158. By path or pathway it should be understood to include one or more signals. At step 150, memory 100 is instructed whether to read (output) or write (input) information. If memory 100 is to read information, an external column address is obtained at step 151. Next, at step 152, information is obtained from memory array 111 corresponding to the row address received at step 154 and the external column address obtained at step 151. At step 153, it is determined whether information should continue to be read from memory 100 in the current pipelined EDO mode. If yes, another external column address is obtained at step 151; however, if no, memory 153 must wait for a next instruction.

10

15

If at step 150, memory 100 was instructed to write information, then an external column address is obtained at step 155. After which, the appropriate information is provided to memory array 111 at step 156 at a location corresponding to the row address received at step 154 and the external column address obtained at step 155. At step 157, it is determined whether memory 100 is to continue writing information in the current pipelined EDO mode. If yes, then another external column address is obtained at step 155. If no, memory 100 waits for a next instruction at step 174.

20

If at step 159, it was determined that memory 100 should be in burst EDO mode, then an initial stored external address path is selected at step 160. At step 161 it is determined whether information is to be read or written to memory 100. If information is to be read from memory 100, then at step 162 an initial external column address is
5 obtained. At step 163 information is obtained from memory array 111 at the location specified by the row address received at step 154 and the external column address obtained at step 162.

At step 164, an internal column address is generated for burst EDO mode and an
10 alternative address path for providing internal addresses to temporary storage 119 (shown in FIG. 10) is selected. At step 165, information is obtained from memory array 111 according to the row address specified at step 154 and the internal column address specified at step 164.

At step 166 it is determined whether to continue generating internal column
15 addresses. If yes, at step 164 the next internal column address in the predefined-series is generated. If no, it is determined whether information is to be read from memory 100 in the current mode at step 167. If information is to continue to be read, then another external column address is obtained at step 162. If no, memory 100 waits for a next
20 instruction at step 174.

If at step 161 memory 100 is instructed to write information to memory array 111, then at step 168 an initial external column address is obtained. Next, at step 169,
25 information is provided to memory array 111 at the location specified by the row address received at step 154 and the external column address obtained at step 168.

At step 170, an internal column address is generated in accordance with a predefined-series. At step 171, information is provided to memory array 111 at the location specified by the row address received at step 154 and the internal column address generated at step 170.

5

At step 172 it is determined whether to continue generating internal column addresses. If internal column addresses are to be continued to be generated, then the next internal column address in the predefined-series is generated at step 170. If no, then at step 173 it is determined whether information is to continue to be written to memory 100 in the burst EDO mode. If yes, then another initial external column address is obtained at step 168. If no, memory 100 waits for a next instruction at step 174.

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194

Referring now to FIG. 13, there is shown a timing diagram illustrative of burst EDO write cycles for a row-based switching embodiment in accordance with the present invention. For row-based switching, either /OE signal 118 or /WE signal 117 may be used for mode select. For example, either /OE signal 118 or /WE signal 117 may be provided to mode circuitry 138 (shown in FIG. 11). Mode circuitry 138 (shown in FIG. 11) may be set by either /OE signal 118 or /WE signal 117 when /RAS signal 112 is active. Thus, any need for an external mode select control signal is eliminated. Mode circuitry 138 (shown in FIG. 11) may be set for the duration of a current row access (page mode access), and /OE signal 118 and /WE signal 117 retain their functionality for one or more column accesses on the current row.

/RAS signal 112 transitions to active low at time 175. At which time, /OE signal 118 is active low for selecting burst EDO mode, and /OE signal 118 is a "don't care" condition for the remainder of /RAS signal 112 for the current write cycles. (e.g., /CAS cycles 180 through 183, inclusive).

At time 175, ADDR signal 115 has provided row address 176. Row address 176 indicates which row in memory array 111 (shown in FIG. 9) is to be accessed. Thus, row address 176 is latched by transition of /RAS signal 112 from high to low at time 175.

At time 177, /CAS signal 114 transitions to active low. At which time, /WE signal 117 is active low. Consequently, memory 100 (shown in FIG. 9) is instructed to write information to memory array 111 (also shown in FIG. 9). Also, at time 177, ADDR signal 115 provides an initial external column address (COL b) 178. Address 178

indicates a location on row 176 in which writing of information is to begin. Accordingly, data (DIN b) 179 from DQ signal 116 is input to memory 100 (shown in FIG. 9).

Column address 178 is advanced on subsequent /CAS signal 114 cycles 181 through 183, inclusive (181-183). Accordingly, data (DIN b+1, DIN b+2, and DIN b+3) 184 through 186, inclusive, is stored on each cycle 181-183, respectively.

After the fourth memory access, a new external address 187 is applied via ADDR signal 115 for further inputting of information to memory 100 (shown in FIG. 9) without any /CAS cycle latency.

Referring to FIG. 14, there is shown a timing diagram illustrative of burst EDO read cycles for a row-based switching embodiment in accordance with the present invention. /RAS signal 112 transitions to active low at time 190. At which time, /OE signal 118 is active low for selecting burst EDO mode, and ADDR signal 115 has provided row address 191, namely a row in memory array 111 (shown in FIG. 9) to be accessed. Row address 191 is latched by transition of /RAS signal 112 from high to low at time 190.

At time 192, /CAS signal 114 transitions to active low, latching column address (COL b) 193. Address 193 is an externally generated address provided to memory 100 (shown in FIG. 9) via ADDR signal 115. As /WE signal 117 is high (inactive) at time 192, memory 100 (shown in FIG. 9) is instructed to read information from memory array 111 (also shown in FIG. 9). After /CAS cycle 194, an additional /CAS cycle takes place, namely /CAS cycle 195, for a two /CAS signal 114 cycle latency (cycles 194 and 195).

Notably, for continued, successive bursting, only the initial two /CAS cycle latency is incurred.

By time 200, the beginning of the third /CAS cycle (/CAS cycle 196), data
5 (DOUT b) 201 from row 191, column 193 is valid. DOUTb is outputted a tCAC (access
time from /CAS) from the beginning of the second CAS cycle 195, and is outputted along
DQ signal 116. After cycle 194, on each following /CAS cycle 195 through 197,
inclusive, an internal address is generated for outputting data (DOUT b+1, b+2, and b+3)
202, 203, and 204, respectively, on DQ signal 116. Meanwhile at time 205, a new
10 external column address 206 is latched by transition of /CAS signal 114 from high to low.

Referring to FIG. 15, there is shown a timing diagram illustrative of pipelined
EDO write cycles for a row-based switching embodiment in accordance with the present
invention. /RAS signal 112 transitions to active low at time 210, latching row address
211. As /OE signal 118 is high at time 210, pipelined mode is selected. As /WE signal
117 is low at time 216, memory 100 (shown in FIG. 9) is instructed to write information
15 to memory array 111 (shown in FIG. 9).

At time 216, /CAS 114 transitions from high to low to begin /CAS cycle 212.
20 This transition causes row address 211 and external column address (COL b) 217 to be
accessed for writing data (DIN b) 221 from DQ signal 116 to memory array 111 (shown
in FIG. 9). On the next and following /CAS cycles (e.g., /CAS cycles 213, 214, 215), a
random or patternless series of external column addresses (e.g., external column
addresses 218, 219, 220) may be received for writing data (e.g., DIN e, w, y) from DQ

signal 116 to memory 100 (shown in FIG. 9). Receiving of external addresses may continue thereafter without any /CAS cycle latency.

Referring now to FIG. 16, there is shown a timing diagram illustrative of pipelined EDO read cycles for a row-based switching embodiment in accordance with the present invention. At time 225, /RAS signal 112 transitions to active low, and row address 226 is latched from ADDR signal 115. Also, at time 225, /OE signal 118 is high, and thus pipelined mode is selected. At time 227, /WE signal 117 is high, and thus memory 100 (shown in FIG. 9) is instructed to read from memory array 111 (also shown in FIG. 9).

At time 227, /CAS signal 114 begins cycling, and consequently external column address (COL b) 234 may be provided to MUX 123 (shown in FIG. 9). Moreover, a new external column address (*e.g.*, COL e, w, y, n, d, m) may be provided to MUX 123 (shown in FIG. 9) on each subsequent /CAS cycle 229 through 233, inclusive. However, there is a two /CAS cycle latency, namely /CAS cycles 228, 229, from time 227 when external column address 234 is received and reading or outputting data (DOUT b) 235 associated with address 234 onto signal DQ 116.

While this row-based switching embodiment has been illustratively shown having four /CAS cycles prior to initiation of receipt of a new external address while in burst EDO mode, it will be appreciated by those of ordinary skill in the art of the present invention that fewer or more /CAS cycles may be used. Furthermore, while data out was incrementally increased (*i.e.*, b, b+1, *et al.*) for purposes of illustration of burst EDO write and read operations, it will be appreciated by those of ordinary skill in art of the present

invention that an interleaved or another patterned, internally generated addressing scheme may be employed. Also, /WE signal 117 was not used for mode selection in this example; however, it will be readily appreciated to those of ordinary skill in the art of the present invention that /WE signal 117 may be used instead of /OE signal 118 for mode selection.

As mentioned above, the present invention facilitates many embodiments in addition to row-based switching. By way of example and not limitation, some other possible embodiments are described herein.

In column-based switching, switching between burst EDO and pipelined EDO modes is accomplished on successive /CAS cycles. Moreover, this type of switching may be accomplished on either read or write cycles, e.g., from a burst EDO read cycle to a pipelined EDO read cycle and vise-versa, or from a burst EDO write cycle to a pipelined EDO write cycle and vise-versa.

For this embodiment, /OE signal 118 functionality must be changed, as it is used to disable output drivers, to be used as an input for mode selection (*i.e.*, a signal equivalent to P/B 120). For example, referring to FIG. 17, there is shown a timing diagram for column-base switching in accordance with the present invention. When /OE signal 118 is low, memory 100 (shown in FIG. 9) operates in burst mode 258, and when /OE signal 118 is high, memory 100 (shown in FIG. 9) operates in pipelined mode 259.

In application-based switching, a WCBR (write /CAS before /RAS) program cycle following a memory 100 (shown in FIG. 9) initialization routine may be applied to

mode circuitry 138 (shown in FIG. 11) to select a desired EDO mode. In such a case, memory 100 (shown in FIG. 9) remains in a selected EDO mode until powered down or until another WCBR programming cycle is executed to change the mode. This type of switching may be employed where a user desires to use burst EDO mode for one or more applications and pipelined EDO mode for one or more other applications. Moreover, an additional external pin may be employed for providing /OE signal 118 to memory 100 (shown in FIG. 9).

In fixed access-based switching, burst address counter 149 (shown in FIG 9) may be employed for read operations, and external addressing may be employed for write operations. In other words, burst EDO mode may be used for read operations, and pipelined EDO mode may be used for write operations. In such a case, /WE signal 117 may be applied to mode circuitry 138 (shown in FIG. 11) such that when /WE signal 117 is logic low, memory 100 is in pipelined EDO mode, and when /WE signal 117 is logic high, memory 100 is in burst EDO mode. This implementation requires no redefinition of control signals.

Other types of switching include combinations of the above examples. By way of example and not limitation, a fixed burst-read/pipelined-write operation could be combined with a WCBR programming cycle (like that described in application-based switching) to allow either fixed access-based switching or row-based switching.

Referring now to FIG. 18, there is shown a top elevation view of a pinout diagram of an memory (DRAM) 240 in accordance with the present invention. DRAM 240 has a standard pinout, except for pin 241 (*i.e.*, pin number eight). Pin 241 has been changed

from a NC (no connect) pin, as shown in FIG. 3, to a P/B control signal 120 (shown in FIG. 9) pin for selecting between burst EDO and pipelined EDO modes of operation. As mentioned elsewhere herein, an external control signal for mode selection between burst EDO and pipelined EDO need not be present. In such a case, logic internal to DRAM 240 is employed for selecting between two modes, and thus the pinout of such a DRAM would be the same as that shown in FIG. 3.

Referring to FIG. 19, there is shown a block diagram of a memory module (SIMM) 250 in accordance with the present invention. SIMM 250 is similar to that shown FIG. 6, except that P/B control signal 120 is applied to a pin on each DRAM 242 through 245, inclusive. DRAMs 242 through 245 are similar to that of FIG. 17. Of course, if DRAMs 242 through 245 had internal logic for mode selection, no additional providing of P/B signal 120 (shown in FIG. 9) would be necessary. In which case, SIMM 250 may be like that of FIG. 6.

Referring to FIG. 20, there is shown system 255 in accordance with the present invention. As illustratively shown, microprocessor 251 is coupled to memory 100, as well as system clock 253. Notably system clock 253 is not directly coupled to memory 100, but is coupled through microprocessor 251.

The present invention has been particularly shown and described with respect to certain preferred embodiments and features thereof. However, it should be readily apparent to those of ordinary skill in the art that various changes and modifications in form and detail may be made without departing from the spirit and scope of the present invention as set forth in the appended claims. The present invention illustratively

Inventor(s): Mailloux, Ryan, Merritt, Williams

disclosed herein may be practiced without any element which is not specifically disclosed herein.

08984563-120397